

# Duco van Amstel

---

INRIA Antenne GIANT  
MINATEC Campus  
17 rue des Martyrs  
38054 Grenoble Cedex 9  
FRANCE

Phone (mobile): +33 6 78 31 32 33  
Email: [duco.van.amstel@ens-lyon.org](mailto:duco.van.amstel@ens-lyon.org)  
Homepage: [www.helcaraxan.eu](http://www.helcaraxan.eu)



## Education

|                            |                  |  |                    |
|----------------------------|------------------|--|--------------------|
| <b>Ph.D</b>                | Computer Science | <i>Université Grenoble Alpes</i> , Grenoble, France  | Expected 07 / 2016 |
| <b>MSc.</b>                | Computer Science | <i>École Normale Supérieure de Lyon</i> , Lyon, France<br>Passed with high honours ( <i>mention "bien"</i> )   | 06 / 2012          |
| <b>Bsc.</b>                | Computer Science | <i>École Normale Supérieure de Lyon</i> , Lyon, France<br>Passed with high honours ( <i>mention "bien"</i> )<br>The <i>École Normale Supérieure</i> (ENS) is the most competitive French research school and university.     | 06 / 2010          |
| <b>Preparatory Classes</b> |                  | <i>Louis le Grand</i> , Paris, France<br>Intensive program preparing for the competitive entry exams to French engineering schools.<br><i>Louis le Grand</i> frequently ranks 1st among the schools offering such a program. | 2006 - 2009        |

---

## Employment

|                        |  |
|------------------------|--|
| 2013 – 2016            | <b>R&amp;D engineer</b> , <i>Kalray</i> , Grenoble, France<br><i>Kalray</i> is a fabless semi-conductor company designing and supporting its own manycore processors: the MPPA family. This industry position accounted for half of my time as Ph.D student and allowed the implementation of my research work in an industrial environment.<br><i>Responsabilities: compiler engineering (GCC &amp; other tools), design and modelisation of a Network-on-Chip, development and reporting for large scale collaborative projects.</i> |
| 2013 – 2016            | <b>Research assistant</b> , <i>Inria</i> , Grenoble, France<br>Member of the <i>Corse</i> research team as part of my Ph.D. Development of heuristical tiling solvers, LLVM passes and the GraphUtilities library for convex partitioning and reachability queries.<br><i>Other assignments: system administrator &amp; IT purchases</i>   |
| 2013 – 2016            | <b>Teaching assistant</b> , <i>Université Grenoble Alpes / ENSIMAG</i> , Grenoble, France<br>Independent from my Ph.D work. Assisting in multiple courses.   |
| 2012<br>March – June   | <b>MSc. intern</b> , <i>Laboratoire d'Informatique de Grenoble</i> , Grenoble, France<br>Work on the Berkeley Open Infrastructure for Network Computing (BOINC).   |
| 2011<br>March – August | <b>MSc. intern</b> , <i>Kalray</i> , Grenoble, France<br>R&D for an architecture-specific bitslice implementation of the AES cryptographic protocol.   |
| 2010<br>June – July    | <b>BSc. intern</b> , <i>Inria</i> , Grenoble, France<br>Traffic flow modeling and prediction. Extension and simulation of a mathematical flow model.   |

---

## Research interests

- Low-level & target-specific optimizations** Tweaking code at instruction level, manually or with compilers, to achieve high performance and efficiency. Exploiting target specifics to reduce code size and execution time.
- Micro-architecture** Studying interactions between a compiler toolchain and a target architecture. Improving the adequacy of the features offered by an architecture with respect to the needs of a compiler.
- Graph algorithmics** Computation of graph characteristics, analysis of graph structures and other graph-based queries: reachability on DAGs, convex partitioning.
- Heuristical approaches** Designing low complexity algorithms to compute potentially sub-optimal but efficient solutions to hard problems.

## Publications

### Conferences & workshops

- [1] Łukasz Domagała, Duco van Amstel, and Fabrice Rastello. “Generalized cache tiling for dataflow programs”. In: *Proceedings of the 17th ACM SIGPLAN/SIGBED Conference on Languages, Compilers and Tools for Embedded Systems*. LCTES '16. (Acceptance rate 27% – 12/44). Santa Barbara, CA, USA: ACM, 2016.
- [2] Łukasz Domagała, Duco van Amstel, Fabrice Rastello, and P. Sadayappan. “Register allocation and promotion through combined instruction scheduling and loop unrolling”. In: *Proceedings of the 25th Conference on Compiler Construction*. CC '16. (Acceptance rate 31% – 24/77). Barcelona, Spain: ACM, 2016, pp. 143–151.
- [3] Benoît Dupont de Dinechin, Yves Durand, Duco van Amstel, and Alexandre Ghiti. “Guaranteed Services of the NoC of a Manycore Processor”. In: *Proceedings of the 2014 International Workshop on Network on Chip Architectures*. NoCArc '14. (Acceptance rate 41% – 9/22). Cambridge, UK: ACM, 2014, pp. 11–16.
- [4] Benoît Dupont de Dinechin, Duco van Amstel, Marc Poulhiès, and Guillaume Lager. “Time-Critical Computing on a Single-Chip Massively Parallel Processor”. In: *Proceedings of the 17th conference on Design, Automation and Test in Europe*. DATE '14. (Acceptance rate 23% – 206/890). Dresden, Germany: European Design and Automation Association, 2014, 97:1–97:6.

### Thesis

- [5] Duco van Amstel. “Data Locality on Manycore Architectures”. PhD thesis. Université Grenoble Alpes, July 2016 (Submitted).
- [6] Duco van Amstel. “Scheduling for Volunteer Computing on the BOINC Server Infrastructure”. MA thesis. Ecole Normale Supérieure de Lyon, June 2012.

### Patents

- [7] Duco van Amstel, Alexandre Blampey, and Benoît Dupont de Dinechin. *Token Bucket Flow-Rate Limiter*. Filed 2015.

---

## Software

**GraphUtilities library** A library developed during my Ph.D for the manipulation and analysis of directed graphs.

Its main features are fast multi-threaded reachability querying and convex partitioning.

Available on GitHub at <https://github.com/Helcarawan/GraphUtilities>.

**LLVM generalized tiling** Set of LLVM passes and tiling solvers which implement generalized register tiling as described in [2]. Work done together with co-author Łukasz Domagała. My contribution includes among other features the design and implementation of the heuristical tiling methods presented in [1, 5].

Not publicly available. Used by the CORSE research team @ Inria.

**Kalray toolchain** I made numerous contributions to the global software toolchain that supports the Kalray MPPA manycore chip. The main focus of these contributions were in the area of the specialized GCC back-end and other external code optimization tools. Also includes a simulator for the MPPA Network-on-Chip.

Not publicly available. Part of Kalray’s software products.

---

## References

**Benoît Dupont de Dinechin** – CTO @ *Kalray*, Grenoble, France

Kalray S.A

445 rue Lavoisier / 38330 Montbonnot

FRANCE

[benoit.dinechin@kalray.eu](mailto:benoit.dinechin@kalray.eu)

**Fabrice Rastello** – Research team leader @ *Inria*, Grenoble, France

INRIA Antenne GIANT / MINATEC Campus

17 rue des Martyrs / 38054 Grenoble Cedex 9

FRANCE

[fabrice.rastello@inria.fr](mailto:fabrice.rastello@inria.fr)

## Reviewing

External reviewer DATE'16, CGO'15, CGO'14

---

## Awards & grants

2016 ACM Student Research Competition @ CGO '16 – 2nd place  
2013 Selected for a 3-year CIFRE Ph.D funding

---

## Teaching experiences

- Introduction to Algorithmics and C** Undergraduate - 1st semester Fall 2014  
Introductory course for first-year CS students. Core concepts of computer programming and algorithmics.  
*Responsible for teaching, practice sessions and grading for a single student group (~40 students)*
- Logical Circuitry & Processor Architecture** Undergraduate - 5th semester Fall 2013 – 2015  
Third-year course teaching the basics of circuitry design to software engineering students. The semester finishes with the specification of a small CISC processor and its simulation.  
*Responsible for practice sessions and part of grading (~40 students)*
- Advanced Algorithmics** Undergraduate - 6th semester Spring 2013 – 2015  
First-year course at the ENSIMAG engineering school (~3rd year of college). Various data structures and their algorithmic properties.  
*Responsible for grading of small student projects (~140 students)*
- Team-based end-of-year projects** Undergraduate - 6th semester Spring 2013 – 2016  
First-year course at the ENSIMAG engineering school (~3rd year of college). Full-time 2-week team coding projects. Various subjects: graphical interface library, MIPS simulator, . . .  
*Member of a 10-person staff advising and grading (~300 students)*
- 

## Languages

English - *fluent*, French - *fluent*, Dutch - *mothertongue*, German - *working knowledge*, Swedish - *beginner*